;CPACR is lacated at address 0xE000Ed88 LDR.W R0,=0xE000Ed88 ;Read CPACR LDR R1,[R0] ;Set bits 20-23 to enable CP10 and CP11 coprocessors ORR R1,R1,#(0xF << 20) ;Write back the modified value to the CPACR STR R1,[R0] ;wait for store to complete DSB ;reset pipeline now the FPU is enabled ISB
{var%20f='http://v.t.sina.com.cn/share/share.php?appkey=1515056452',u=z||d.location,p=['&url=',e(u),'&title=',e(t||d.title),'&source=',e(r),'&sourceUrl=',e(l),'&content=',c||'gb2312','&pic=',e(p||'')].join('');function%20a(){if(!window.open([f,p].join(''),'mb',['toolbar=0,status=0,resizable=1,width=440,height=430,left=',(s.width-440)/2,',top=',(s.height-430)/2].join('')))u.href=[f,p].join('');};if(/Firefox/.test(navigator.userAgent))setTimeout(a,0);else%20a();})(screen,document,encodeURIComponent,'','','https://www.xiaopingtou.cn/data/attach/logo/logo.png', '推荐 fzhYou 的问题《STM32F439的浮点运算功能》','https://www.xiaopingtou.net/q-132010.html','页面编码gb2312|utf-8默认gb2312'));){kind=link}
;CPACR is lacated at address 0xE000Ed88
LDR.W R0,=0xE000Ed88
;Read CPACR
LDR R1,[R0]
;Set bits 20-23 to enable CP10 and CP11 coprocessors
ORR R1,R1,#(0xF << 20)
;Write back the modified value to the CPACR
STR R1,[R0] ;wait for store to complete
DSB
;reset pipeline now the FPU is enabled
ISB
一周热门 更多>