This document describes theoperation of the software-programmable phase-locked loop (PLL) controller inthe TMS320C6474 digital signal processors (DSPs). The PLL controller offersflexibility and convenience by way of software-configurable multiplier anddividers to modify the input signal internally. The resulting clock outputs arepassed to the C6474 DSP core, peripherals, and other modules.
友情提示: 此问题已得到解决，问题已经关闭,关闭后问题禁止继续编辑，回答。
{var%20f='http://v.t.sina.com.cn/share/share.php?appkey=1515056452',u=z||d.location,p=['&url=',e(u),'&title=',e(t||d.title),'&source=',e(r),'&sourceUrl=',e(l),'&content=',c||'gb2312','&pic=',e(p||'')].join('');function%20a(){if(!window.open([f,p].join(''),'mb',['toolbar=0,status=0,resizable=1,width=440,height=430,left=',(s.width-440)/2,',top=',(s.height-430)/2].join('')))u.href=[f,p].join('');};if(/Firefox/.test(navigator.userAgent))setTimeout(a,0);else%20a();})(screen,document,encodeURIComponent,'','','https://www.xiaopingtou.cn/data/attach/logo/logo.png', '推荐 kfliuyan 的问题《TMS320C6474 DSP 软件可编程锁相环(PLL)控制器》','https://www.xiaopingtou.net/q-143446.html','页面编码gb2312|utf-8默认gb2312'));){kind=link}
一周热门 更多>