求指教，Error: Clock input port inclk[0] of PLL "pll:inst243|altpll:altpll_component|pll" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block
        Info: Input port INCLK[0] of node "pll:inst243|altpll:altpll_component|pll" is driven by cic:inst170|clkout which is REGOUT output port of Register cell type node cic:inst170|clkout
此帖出自小平头技术问答