FPGA报错,添加了时钟时序,还有这个报错怎么解决?

2019-07-15 20:41发布

Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)
        Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (hold)

友情提示: 此问题已得到解决,问题已经关闭,关闭后问题禁止继续编辑,回答。