求助C8051F396单片机头文件

1楼-- · 2020-01-30 16:35

//-----------------------------------------------------------------------------
// C8051F390_defs.h
//-----------------------------------------------------------------------------
// Copyright 2011, Silicon Laboratories, Inc.
// http://www.silabs.com
//
// Program Description:
//
// Register/bit definitions for the C8051F39x and C8051F37x family.
// **Important Note**: The compiler_defs.h header file should be included
// before including this header file.
//
// Target:       C8051F39x/C8051F37x
// Tool chain:    Generic
// Command Line: None
//
// Release 0.2 - 20 AUG 2012 (TP)
// -Added #define for _XPAGE to provide support for SDCC memory paging
//    (pdata)
// Release 0.1 - 23 NOV 2011 (BD)
// -Initial revision (beta)

//-----------------------------------------------------------------------------
// Header File Preprocessor Directive
//-----------------------------------------------------------------------------

#ifndef C8051F390_DEFS_H
#define C8051F390_DEFS_H

//-----------------------------------------------------------------------------
// Byte Registers
//-----------------------------------------------------------------------------

SFR (ACC, 0xE0);                      //Accumulator
SFR (ADC0CF, 0xBC);                   //ADC0 Configuration
SFR (ADC0CN, 0xE8);                   //ADC0 Control
SFR (ADC0GTH, 0xC4);                //ADC0 Greater-Than Compare High
SFR (ADC0GTL, 0xC3);                //ADC0 Greater-Than Compare Low
SFR (ADC0H, 0xBE);                   //ADC0 High
SFR (ADC0L, 0xBD);                   //ADC0 Low
SFR (ADC0LTH, 0xC6);                //ADC0 Less-Than Compare Word High
SFR (ADC0LTL, 0xC5);                //ADC0 Less-Than Compare Word Low
SFR (AMX0N, 0xBA);                   //AMUX0 Negative Channel Select
SFR (AMX0P, 0xBB);                   //AMUX0 Positive Channel Select
SFR (B, 0xF0);                      //B Register
SFR (CKCON, 0x8E);                   //Clock Control
SFR (CKCON1, 0xF4);                   //Clock Control 1
SFR (CLKSEL, 0xA9);                   //Clock Select
SFR (CPT0CN, 0x9B);                   //Comparator0 Control
SFR (CPT0MD, 0x9D);                   //Comparator0 Mode Selection
SFR (CPT0MX, 0x9F);                   //Comparator0 MUX Selection
SFR (CRC0AUTO, 0xDD);                //
SFR (CRC0CN, 0xDF);                   //
SFR (CRC0CNT, 0xDE);                //
SFR (CRC0DAT, 0x9E);                //
SFR (CRC0FLIP, 0x9A);                //
SFR (CRC0IN, 0x9C);                   //
SFR (DERIVID, 0xAB);                //Derivative ID
SFR (DPH, 0x83);                      //Data Pointer High
SFR (DPL, 0x82);                      //Data Pointer Low
SFR (EIE1, 0xE6);                   //Extended Interrupt Enable 1
SFR (EIE2, 0xAF);                   //Extended Interrupt Enable 2
SFR (EIP1, 0xF6);                   //Extended Interrupt Priority 1
SFR (EIP1H, 0x85);                   //Extended Interrupt Priority High 1
SFR (EIP2, 0xBF);                   //Extended Interrupt Priority 2
SFR (EIP2H, 0x86);                   //Extended Interrupt Priority High 2
SFR (EMI0CN, 0xAA);                   //External Memory Interface Control
SFR (FLKEY, 0xB7);                   //Flash Lock and Key
SFR (FLSCL, 0xB6);                   //Flash Scale
SFR (IDA0CN, 0xB9);                   //IDAC0 Control
SFR (IDA0H, 0x97);                   //IDAC0 High Byte
SFR (IDA0L, 0x96);                   //IDAC0 Low Byte
SFR (IDA1CN, 0xB9);                   //IDAC1 Control
SFR (IDA1H, 0x97);                   //IDAC1 High Byte
SFR (IDA1L, 0x96);                   //IDAC1 Low Byte
SFR (IE, 0xA8);                      //Interrupt Enable
SFR (IP, 0xB8);                      //Interrupt Priority
SFR (IPH, 0x84);                      //Interrupt Priority High
SFR (IT01CF, 0xE4);                   //INT0/INT1 Configuration
SFR (OSCICL, 0xB3);                   //Internal Oscillator Calibration
SFR (OSCICN, 0xB2);                   //Internal Oscillator Control
SFR (OSCLCN, 0xE3);                   //Internal Low-Frequency Osc Control
SFR (OSCXCN, 0xB1);                   //External Oscillator Control
SFR (P0, 0x80);                      //Port 0 Latch
SFR (P0MASK, 0xFE);                   //Port 0 Mask Register
SFR (P0MAT, 0xFD);                   //Port 0 Match Register
SFR (P0MDIN, 0xF1);                   //Port 0 Input Mode Configuration
SFR (P0MDOUT, 0xA4);                //Port 0 Output Mode Configuration
SFR (P0SKIP, 0xD4);                   //Port 0 Skip
SFR (P1, 0x90);                      //Port 1 Latch
SFR (P1MASK, 0xEE);                   //Port 1 Mask Register
SFR (P1MAT, 0xED);                   //Port 1 Match Register
SFR (P1MDIN, 0xF2);                   //Port 1 Input Mode Configuration
SFR (P1MDOUT, 0xA5);                //Port 1 Output Mode Configuration
SFR (P1SKIP, 0xD5);                   //Port 1 Skip
SFR (P2, 0xA0);                      //Port 2 Latch
SFR (P2MDIN, 0xF3);                   //Port 2 Input Mode Configuration
SFR (P2MDOUT, 0xA6);                //Port 2 Output Mode Configuration
SFR (P2SKIP, 0xD6);                   //Port 2 Skip
SFR (PCA0CLR, 0xCE);                //PCA Comparator Clear Control
SFR (PCA0CN, 0xD8);                   //PCA Control
SFR (PCA0CPH0, 0xFC);                //PCA Capture 0 High
SFR (PCA0CPH1, 0xEA);                //PCA Capture 1 High
SFR (PCA0CPH2, 0xEC);                //PCA Capture 2 High
SFR (PCA0CPL0, 0xFB);                //PCA Capture 0 Low
SFR (PCA0CPL1, 0xE9);                //PCA Capture 1 Low
SFR (PCA0CPL2, 0xEB);                //PCA Capture 2 Low
SFR (PCA0CPM0, 0xDA);                //PCA Module 0 Mode Register
SFR (PCA0CPM1, 0xDB);                //PCA Module 1 Mode Register
SFR (PCA0CPM2, 0xDC);                //PCA Module 2 Mode Register
SFR (PCA0H, 0xFA);                   //PCA Counter High
SFR (PCA0L, 0xF9);                   //PCA Counter Low
SFR (PCA0MD, 0xD9);                   //PCA Mode
SFR (PCA0PWM, 0xF7);                //PCA0 PWM Control
SFR (PCON, 0x87);                   //Power Control
SFR (PFE0CN, 0xB5);                   //Prefetch Engine Control
SFR (PSCTL, 0x8F);                   //Program Store R/W Control
SFR (PSW, 0xD0);                      //Program Status Word
SFR (REF0CN, 0xD1);                   //Voltage Reference Control
SFR (REG0CN, 0xC9);                   //Voltage Regulator Control
SFR (REVISION, 0xAC);                //Revision
SFR (RSTSRC, 0xEF);                   //Reset Source Configuration/Status
SFR (SBUF0, 0x99);                   //UART0 Data Buffer
SFR (SCON0, 0x98);                   //UART0 Control
SFR (SFRPAGE, 0xA7);                //SFR Page Select
SFR (SFRPGCN, 0xCF);                //SFR Page Control
SFR (SFRSTACK, 0xD3);                //SFR Page Stack
SFR (SMB0ADM, 0xE7);                //SMBus0 Slave Address Mask
SFR (SMB0ADR, 0xD7);                //SMBus0 Slave Address
SFR (SMB0CF, 0xC1);                   //SMBus0 Configuration
SFR (SMB0CN, 0xC0);                   //SMBus0 Control
SFR (SMB0DAT, 0xC2);                //SMBus0 Data
SFR (SMB1ADM, 0xE7);                //SMBus1 Slave Address Mask
SFR (SMB1ADR, 0xD7);                //SMBus1 Slave Address
SFR (SMB1CF, 0xC1);                   //SMBus1 Configuration
SFR (SMB1CN, 0xC0);                   //SMBus1 Control
SFR (SMB1DAT, 0xC2);                //SMBus1 Data
SFR (SMBTC, 0xC7);                   //SMBus Timing Control
SFR (SN0, 0xAB);                      //Serial Number 0
SFR (SN1, 0xAC);                      //Serial Number 1
SFR (SN2, 0xAD);                      //Serial Number 2
SFR (SN3, 0xAE);                      //Serial Number 3
SFR (SP, 0x81);                      //Stack Pointer
SFR (SPI0CFG, 0xA1);                //SPI Configuration
SFR (SPI0CKR, 0xA2);                //SPI Clock Rate Control
SFR (SPI0CN, 0xF8);                   //SPI Control
SFR (SPI0DAT, 0xA3);                //SPI Data
SFR (TCON, 0x88);                   //Timer/Counter Control
SFR (TH0, 0x8C);                      //Timer/Counter 0 High
SFR (TH1, 0x8D);                      //Timer/Counter 1 High
SFR (TL0, 0x8A);                      //Timer/Counter 0 Low
SFR (TL1, 0x8B);                      //Timer/Counter 1 Low
SFR (TMOD, 0x89);                   //Timer/Counter Mode
SFR (TMR2CN, 0xC8);                   //Timer/Counter 2 Control
SFR (TMR2H, 0xCD);                   //Timer/Counter 2 High
SFR (TMR2L, 0xCC);                   //Timer/Counter 2 Low
SFR (TMR2RLH, 0xCB);                //Timer/Counter 2 Reload High
SFR (TMR2RLL, 0xCA);                //Timer/Counter 2 Reload Low
SFR (TMR3CN, 0x91);                   //Timer/Counter 3 Control
SFR (TMR3H, 0x95);                   //Timer/Counter 3 High
SFR (TMR3L, 0x94);                   //Timer/Counter 3 Low
SFR (TMR3RLH, 0x93);                //Timer/Counter 3 Reload High
SFR (TMR3RLL, 0x92);                //Timer/Counter 3 Reload Low
SFR (TMR4CN, 0x91);                   //Timer/Counter 4 Control
SFR (TMR4H, 0x95);                   //Timer/Counter 4 High
SFR (TMR4L, 0x94);                   //Timer/Counter 4 Low
SFR (TMR4RLH, 0x93);                //Timer/Counter 4 Reload High
SFR (TMR4RLL, 0x92);                //Timer/Counter 4 Reload Low
SFR (TMR5CN, 0xC8);                   //Timer/Counter 5 Control
SFR (TMR5H, 0xCD);                   //Timer/Counter 5 High
SFR (TMR5L, 0xCC);                   //Timer/Counter 5 Low
SFR (TMR5RLH, 0xCB);                //Timer/Counter 5 Reload High
SFR (TMR5RLL, 0xCA);                //Timer/Counter 5 Reload Low
SFR (TS0CN, 0xD2);                   //Temperature Sensor Control
SFR (TS0DATL, 0xD2);                //Temperature Sensor Data
SFR (TS0DATH, 0xD3);                //Temperature Sensor Data
SFR (VDM0CN, 0xFF);                   //VDD Monitor Control
SFR (XBR0, 0xE1);                   //Port I/O Crossbar Control 0
SFR (XBR1, 0xE2);                   //Port I/O Crossbar Control 1

//-----------------------------------------------------------------------------
// 16-bit Register Definitions (might not be supported by all compilers)
//-----------------------------------------------------------------------------

SFR16 (DP, 0x82);                   // Data Pointer
SFR16 (TMR3RL, 0x92);                // Timer 3 Reload
SFR16 (TMR3, 0x94);                   // Timer 3 Counter
SFR16 (TMR4RL, 0x92);                // Timer 4 Reload
SFR16 (TMR4, 0x94);                   // Timer 4 Counter
SFR16 (IDA0, 0x96);                   // IDAC0 Data
SFR16 (IDA1, 0x96);                   // IDAC1 Data
SFR16 (ADC0, 0xBD);                   // ADC0 Data
SFR16 (ADC0GT, 0xC3);                // ADC0 Greater-Than Compare
SFR16 (ADC0LT, 0xC5);                // ADC0 Less-Than Compare
SFR16 (TMR2RL, 0xCA);                // Timer 2 Reload
SFR16 (TMR2, 0xCC);                   // Timer 2 Counter
SFR16 (TMR5RL, 0xCA);                // Timer 5 Reload
SFR16 (TMR5, 0xCC);                   // Timer 5 Counter
SFR16 (TS0DAT, 0xD2);                // Temperature Sensor Data
SFR16 (PCA0CP1, 0xE9);                // PCA0 Module 1 Capture/Compare
SFR16 (PCA0CP2, 0xEB);                // PCA0 Module 2 Capture/Compare
SFR16 (PCA0, 0xF9);                   // PCA0 Counter
SFR16 (PCA0CP0, 0xFB);                // PCA0 Module 0 Capture/Compare

//-----------------------------------------------------------------------------
// Address Definitions for Bit-addressable Registers
//-----------------------------------------------------------------------------

#define SFR_P0    0x80
#define SFR_TCON    0x88
#define SFR_P1    0x90
#define SFR_SCON0 0x98
#define SFR_P2    0xA0
#define SFR_IE    0xA8
#define SFR_IP    0xB8
#define SFR_SMB0CN 0xC0
#define SFR_SMB1CN 0xC0
#define SFR_TMR2CN 0xC8
#define SFR_TMR5CN 0xC8
#define SFR_PSW    0xD0
#define SFR_PCA0CN 0xD8
#define SFR_ACC    0xE0
#define SFR_ADC0CN 0xE8
#define SFR_B       0xF0
#define SFR_SPI0CN 0xF8

//-----------------------------------------------------------------------------
// Bit Definitions
//-----------------------------------------------------------------------------

// TCON 0x88
SBIT (TF1, SFR_TCON, 7);             // Timer 1 Overflow Flag
SBIT (TR1, SFR_TCON, 6);             // Timer 1 On/Off Control
SBIT (TF0, SFR_TCON, 5);             // Timer 0 Overflow Flag
SBIT (TR0, SFR_TCON, 4);             // Timer 0 On/Off Control
SBIT (IE1, SFR_TCON, 3);             // Ext. Interrupt 1 Edge Flag
SBIT (IT1, SFR_TCON, 2);             // Ext. Interrupt 1 Type
SBIT (IE0, SFR_TCON, 1);             // Ext. Interrupt 0 Edge Flag
SBIT (IT0, SFR_TCON, 0);             // Ext. Interrupt 0 Type

// SCON0 0x98
SBIT (S0MODE, SFR_SCON0, 7);          // UART0 Mode
                                    // Bit6 UNUSED
SBIT (MCE0, SFR_SCON0, 5);          // UART0 MCE
SBIT (REN0, SFR_SCON0, 4);          // UART0 RX Enable
SBIT (TB80, SFR_SCON0, 3);          // UART0 TX Bit 8
SBIT (RB80, SFR_SCON0, 2);          // UART0 RX Bit 8
SBIT (TI0, SFR_SCON0, 1);             // UART0 TX Interrupt Flag
SBIT (RI0, SFR_SCON0, 0);             // UART0 RX Interrupt Flag

// IE 0xA8
SBIT (EA, SFR_IE, 7);                // Global Interrupt Enable
SBIT (ESPI0, SFR_IE, 6);             // SPI0 Interrupt Enable
SBIT (ET2, SFR_IE, 5);                // Timer 2 Interrupt Enable
SBIT (ES0, SFR_IE, 4);                // UART0 Interrupt Enable
SBIT (ET1, SFR_IE, 3);                // Timer 1 Interrupt Enable
SBIT (EX1, SFR_IE, 2);                // External Interrupt 1 Enable
SBIT (ET0, SFR_IE, 1);                // Timer 0 Interrupt Enable
SBIT (EX0, SFR_IE, 0);                // External Interrupt 0 Enable

// IP 0xB8
                                    // Bit7 UNUSED
SBIT (PSPI0, SFR_IP, 6);             // SPI0 Priority
SBIT (PT2, SFR_IP, 5);                // Timer 2 Priority
SBIT (PS0, SFR_IP, 4);                // UART0 Priority
SBIT (PT1, SFR_IP, 3);                // Timer 1 Priority
SBIT (PX1, SFR_IP, 2);                // External Interrupt 1 Priority
SBIT (PT0, SFR_IP, 1);                // Timer 0 Priority
SBIT (PX0, SFR_IP, 0);                // External Interrupt 0 Priority

// SMB0CN 0xC0
SBIT (MASTER, SFR_SMB0CN, 7);       // SMBus0 Master/Slave
SBIT (TXMODE, SFR_SMB0CN, 6);       // SMBus0 Transmit Mode
SBIT (STA, SFR_SMB0CN, 5);          // SMBus0 Start Flag
SBIT (STO, SFR_SMB0CN, 4);          // SMBus0 Stop Flag
SBIT (ACKRQ, SFR_SMB0CN, 3);          // SMBus0 Acknowledge Request
SBIT (ARBLOST, SFR_SMB0CN, 2);       // SMBus0 Arbitration Lost
SBIT (ACK, SFR_SMB0CN, 1);          // SMBus0 Acknowledge Flag
SBIT (SI, SFR_SMB0CN, 0);             // SMBus0 Interrupt Pending Flag

// SMB1CN 0xC0
SBIT (MASTER1, SFR_SMB1CN, 7);       // SMBus1 Master/Slave
SBIT (TXMODE1, SFR_SMB1CN, 6);       // SMBus1 Transmit Mode
SBIT (STA1, SFR_SMB1CN, 5);          // SMBus1 Start Flag
SBIT (STO1, SFR_SMB1CN, 4);          // SMBus1 Stop Flag
SBIT (ACKRQ1, SFR_SMB1CN, 3);       // SMBus1 Acknowledge Request
SBIT (ARBLOST1, SFR_SMB1CN, 2);       // SMBus1 Arbitration Lost
SBIT (ACK1, SFR_SMB1CN, 1);          // SMBus1 Acknowledge Flag
SBIT (SI1, SFR_SMB1CN, 0);          // SMBus1 Interrupt Pending Flag

// TMR2CN 0xC8
SBIT (TF2H, SFR_TMR2CN, 7);          // Timer 2 High Byte Overflow Flag
SBIT (TF2L, SFR_TMR2CN, 6);          // Timer 2 Low Byte Overflow Flag
SBIT (TF2LEN, SFR_TMR2CN, 5);       // Timer 2 Low Byte Interrupt Enable
SBIT (TF2CEN, SFR_TMR2CN, 4);       // Timer 2 Lfo Capture Enable
SBIT (T2SPLIT, SFR_TMR2CN, 3);       // Timer 2 Split Mode Enable
SBIT (TR2, SFR_TMR2CN, 2);          // Timer 2 On/Off Control
                                    // Bit1 UNUSED
SBIT (T2XCLK, SFR_TMR2CN, 0);       // Timer 2 External Clock Select

// TMR5CN 0xC8
SBIT (TF5H, SFR_TMR5CN, 7);          // Timer 5 High Byte Overflow Flag
SBIT (TF5L, SFR_TMR5CN, 6);          // Timer 5 Low Byte Overflow Flag
SBIT (TF5LEN, SFR_TMR5CN, 5);       // Timer 5 Low Byte Interrupt Enable
                                    // Bit4 UNUSED
SBIT (T5SPLIT, SFR_TMR5CN, 3);       // Timer 5 Split Mode Enable
SBIT (TR5, SFR_TMR5CN, 2);          // Timer 5 On/Off Control
                                    // Bit1 UNUSED
SBIT (T5XCLK, SFR_TMR5CN, 0);       // Timer 5 External Clock Select

// PSW 0xD0
SBIT (CY, SFR_PSW, 7);                // Carry Flag
SBIT (AC, SFR_PSW, 6);                // Auxiliary Carry Flag
SBIT (F0, SFR_PSW, 5);                // User Flag 0
SBIT (RS1, SFR_PSW, 4);             // Register Bank Select 1
SBIT (RS0, SFR_PSW, 3);             // Register Bank Select 0
SBIT (OV, SFR_PSW, 2);                // Overflow Flag
SBIT (F1, SFR_PSW, 1);                // User Flag 1
SBIT (P, SFR_PSW, 0);                // Accumulator Parity Flag

// PCA0CN 0xD8
SBIT (CF, SFR_PCA0CN, 7);             // PCA0 Counter Overflow Flag
SBIT (CR, SFR_PCA0CN, 6);             // PCA0 Counter Run Control Bit
                                    // Bit5 UNUSED
                                    // Bit4 UNUSED
                                    // Bit3 UNUSED
SBIT (CCF2, SFR_PCA0CN, 2);          // PCA0 Module 2 Interrupt Flag
SBIT (CCF1, SFR_PCA0CN, 1);          // PCA0 Module 1 Interrupt Flag
SBIT (CCF0, SFR_PCA0CN, 0);          // PCA0 Module 0 Interrupt Flag

// ADC0CN 0xE8
SBIT (AD0EN, SFR_ADC0CN, 7);          // ADC0 Enable
SBIT (AD0TM, SFR_ADC0CN, 6);          // ADC0 Track Mode
SBIT (AD0INT, SFR_ADC0CN, 5);       // ADC0 EOC Interrupt Flag
SBIT (AD0BUSY, SFR_ADC0CN, 4);       // ADC0 Busy Flag
SBIT (AD0WINT, SFR_ADC0CN, 3);       // ADC0 Window Interrupt Flag
SBIT (AD0CM2, SFR_ADC0CN, 2);       // ADC0 Convert Start Mode Bit 2
SBIT (AD0CM1, SFR_ADC0CN, 1);       // ADC0 Convert Start Mode Bit 1
SBIT (AD0CM0, SFR_ADC0CN, 0);       // ADC0 Convert Start Mode Bit 0

// SPI0CN 0xF8
SBIT (SPIF, SFR_SPI0CN, 7);          // SPI0 Interrupt Flag
SBIT (WCOL, SFR_SPI0CN, 6);          // SPI0 Write Collision Flag
SBIT (MODF, SFR_SPI0CN, 5);          // SPI0 Mode Fault Flag
SBIT (RXOVRN, SFR_SPI0CN, 4);       // SPI0 RX Overrun Flag
SBIT (NSSMD1, SFR_SPI0CN, 3);       // SPI0 Slave Select Mode 1
SBIT (NSSMD0, SFR_SPI0CN, 2);       // SPI0 Slave Select Mode 0
SBIT (TXBMT, SFR_SPI0CN, 1);          // SPI0 TX Buffer Empty Flag
SBIT (SPIEN, SFR_SPI0CN, 0);          // SPI0 SPI0 Enable

//-----------------------------------------------------------------------------
// Interrupt Priorities
//-----------------------------------------------------------------------------

#define INTERRUPT_INT0             0  //External Interrupt 0
#define INTERRUPT_TIMER0          1  //Timer0 Overflow
#define INTERRUPT_INT1             2  //External Interrupt 1
#define INTERRUPT_TIMER1          3  //Timer1 Overflow
#define INTERRUPT_UART0          4  //UART 0
#define INTERRUPT_TIMER2          5  //Timer2 Overflow
#define INTERRUPT_SPI0             6  //Serial Peripheral Interface 0
#define INTERRUPT_SMBUS0          7  //SMBus0 Interface
#define INTERRUPT_PORT_MATCH       8  //Port Match
#define INTERRUPT_ADC0_WINDOW    9  //ADC0 Window Comparison
#define INTERRUPT_ADC0_EOC       10 //ADC0 End Of Conversion
#define INTERRUPT_PCA0             11 //PCA0 Peripheral
#define INTERRUPT_COMPARATOR0    12 //Comparator0
#define INTERRUPT_TIMER3          14 //Timer3 Overflow
#define INTERRUPT_SMBUS1          15 //SMBus1 Interface
#define INTERRUPT_TIMER4          16 //Timer4 Overflow
#define INTERRUPT_TIMER5          17 //Timer5 Overflow
#define INTERRUPT_TEMPSENSE       18 //Temperature Sensor

//-----------------------------------------------------------------------------
// SFR Page Definitions
//-----------------------------------------------------------------------------
#define LEGACY_PAGE 0x00             // LEGACY SFR PAGE
#define SMBUS0_PAGE 0x00             // SMBus0 SFR PAGE
#define SMBUS1_PAGE 0x0F             // SMBus1 SFR PAGE
#define IDAC0_PAGE 0x00             // IDAC0 SFR PAGE
#define IDAC1_PAGE 0x0F             // IDAC1 SFR PAGE
#define TIMER2_PAGE 0x00             // Timer2 SFR PAGE
#define TIMER3_PAGE 0x00             // Timer3 SFR PAGE
#define TIMER4_PAGE 0x0F             // Timer4 SFR PAGE
#define TIMER5_PAGE 0x0F             // Timer5 SFR PAGE
#define TS0CN_PAGE 0x0F             // Tempsense control SFR PAGE
#define TS0DAT_PAGE 0x00             // Tempsense data SFR PAGE
#define SERIALNUM_PAGE 0x0F          // Serial Number DFR PAGE

//-----------------------------------------------------------------------------
// SDCC PDATA External Memory Paging Support
//-----------------------------------------------------------------------------

#if defined SDCC

SFR(_XPAGE, 0xAA); // Point to the EMI0CN register

#endif

//-----------------------------------------------------------------------------
// Header File PreProcessor Directive
//-----------------------------------------------------------------------------

#endif                               // #define C8051F390_DEFS_H

//-----------------------------------------------------------------------------
// End Of File
//-----------------------------------------------------------------------------