FPGA

quartusii和modelsim联合仿真时，出现如下故障怎么办？？？？...

2020-01-30 16:46发布

站内问答 / FPGA
15493 4 4
quartusii和modelsim联合仿真时，出现如下故障怎么办？？？？？急急急
友情提示: 此问题已得到解决，问题已经关闭,关闭后问题禁止继续编辑，回答。
该问题目前已经被作者或者管理员关闭, 无法添加新回复
3条回答
chuzhaonan
1楼-- · 2020-01-30 20:55
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  flow_led_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "flow_led_run_msim_rtl_verilog.do"
# Start time: 15:52:59 on Nov 23,2018
# ** Note: (vsim-3812) Design is being optimized...
#
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
#
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./flow_led_run_msim_rtl_verilog.do PAUSED at line 40
xiaozh2
2楼-- · 2020-01-30 22:11
请问你是怎么解决的
chuzhaonan
3楼-- · 2020-01-30 23:44
 精彩回答 2  元偷偷看……

一周热门 更多>