{var%20f='http://v.t.sina.com.cn/share/share.php?appkey=1515056452',u=z||d.location,p=['&url=',e(u),'&title=',e(t||d.title),'&source=',e(r),'&sourceUrl=',e(l),'&content=',c||'gb2312','&pic=',e(p||'')].join('');function%20a(){if(!window.open([f,p].join(''),'mb',['toolbar=0,status=0,resizable=1,width=440,height=430,left=',(s.width-440)/2,',top=',(s.height-430)/2].join('')))u.href=[f,p].join('');};if(/Firefox/.test(navigator.userAgent))setTimeout(a,0);else%20a();})(screen,document,encodeURIComponent,'','','https://www.xiaopingtou.cn/data/attach/logo/logo.png', '推荐 rousong1989 的问题《Xilinx FPGA鍏ラ棬杩炶浇40锛歋RAM璇诲啓娴嬭瘯涔媍hipscope鍦ㄧ嚎璋冭瘯》','https://www.xiaopingtou.net/q-170128.html','页面编码gb2312|utf-8默认gb2312'));){kind=link}
Xilinx FPGA鍏ラ棬杩炶浇40锛?/font>SRAM璇诲啓娴嬭瘯涔?/font>Chipscope鍦ㄧ嚎璋冭瘯鐗规潈鍚屽锛岀増鏉冩墍鏈?/font>閰嶅渚嬬▼鍜屾洿澶氳祫鏂欎笅杞介摼鎺ワ細http://pan.baidu.com/s/1jGjAhEm
1 FPGA鍦ㄧ嚎閰嶇疆 杩炴帴濂戒笅杞界嚎锛岀粰SP6寮€鍙戞澘渚涚數銆?/div>濡傚浘鎵€绀猴紝鍦ㄢ€淒esign 脿 Implementation鈥濈晫闈笅锛岄鍏堥€変腑鈥淗ierarchy鈥濅笅鐨勨€渟p6.v鈥濇枃浠讹紝鎺ョ潃鍙屽嚮鈥淧rocesses: sp6鈥濅笅鐨勨€淎nalyze Design Using ChipScope鈥濄€?/div>
鍦ㄢ€淐hipScope Pro Aanlyzer鈥濈晫闈腑锛岀偣鍑昏彍鍗曗€淛TAGChain 脿 Xilinx Platform USB Cable鈥︹€濄€?/div>
闅忓悗寮瑰嚭濡傚浘鎵€绀虹晫闈€傚ぇ瀹跺彲浠ュ皾璇曠偣鍑烩€淏link Cable LED鈥濓紝鐩稿簲鐨勪笅杞界嚎涓婄殑LED灏嗕細闂儊锛岃鏄庝笅杞界嚎杩為€氭甯搞€傛渶鍚庣偣鍑烩€滅‘瀹氣€濄€?/div>
姝ゆ椂锛屾垜浠湅鍒扳€淧roject鈥濈晫闈笅鍑虹幇浜嗕袱涓澶囷紝濡傚浘鎵€绀恒€傞€夋嫨绗竴涓澶囥€?/div>
鍦ㄧ涓€涓澶囦笂鍗曞嚮榧犳爣鍙抽敭锛屽鍥炬墍绀猴紝閫夋嫨鈥淐onfigure鈥︹€濄€?/div>
鎺ョ潃寮瑰嚭鐨勯厤缃晫闈腑锛屽鍥炬墍绀猴紝鐐瑰嚮鈥淪elect New File鈥濓紝寮瑰嚭鍙充晶鎵€绀虹晫闈㈠畾浣嶅埌褰撳墠宸ョ▼鎵€鍦ㄦ枃浠跺す涓嬬殑sp6.v鏂囦欢銆傚畬鎴愬悗锛岀偣鍑籓K銆?/div>
2 瑙﹀彂閲囨牱娉㈠舰 姝ゆ椂锛屽鍥炬墍绀猴紝鎴戜滑鍙互鍙屽嚮鈥淭rigger Setup鈥濊繘琛岃鍐欒Е鍙戞潯浠剁殑璁剧疆锛屽缓璁ぇ瀹朵娇鐢ㄦ垜浠凡缁忚瀹氬ソ鐨勮Е鍙戞潯浠跺嵆鍙€?/div>
濡傚浘鎵€绀猴紝鎴戜滑鍗曞嚮鑿滃崟鏍忎笂鐨勮繍琛屽浘鏍囷紝鐒跺悗鍙屽嚮鈥淲aveform鈥濇煡鐪嬫尝褰€?/div>
娉㈠舰濡傚浘鎵€绀猴紝鎴戜滑璁惧畾杩炵画閲囬泦涓ょ粍婊¤冻瑙﹀彂鏉′欢鐨勬尝褰€傚乏杈规湁涓€缁勫啓鍜岃SRAM鐨勬搷浣滐紝鍙宠竟涔熸湁涓€缁勫啓鍜岃SRAM鐨勬搷浣溿€?/div>
灏嗗啓SRAM娉㈠舰鏀惧ぇ鍚庯紝濡傚浘鎵€绀恒€?/div>
灏嗚SRAM娉㈠舰鏀惧ぇ鍚庯紝濡傚浘鎵€绀恒€?/div>
一周热门 更多>