LIBRARY IEEE ;
USE IEEE.std_logic_1164.all ;
USE IEEE.numeric_std.all ;
USE IEEE.std_logic_unsigned.all ;
library work ;
entity Gpio_inout is
port
(
GpioIN: in Std_Logic; --in
----------------out---------------------
GpioOUT1: out std_logic; --out
GpioOUT2: out std_logic;
GpioOUT3: out std_logic;
);
end Gpio_inout;
architecture structure of Gpio_inout is
signal GpioOUT1: Std_Logic; --
signal GpioOUT2: Std_Logic; --
signal GpioOUT3: Std_Logic; --
begin
-- process 0 -- generate
process (nReset,OSC_24576)
begin
if GpioIN = '0' then
GpioOUT1 <= '0';
GpioOUT2 <= '0';
GpioOUT3 <= '0';
end if ;
end process ;
------------------------out--------------------
LIBRARY IEEE ;
USE IEEE.std_logic_1164.all ;
USE IEEE.numeric_std.all ;
USE IEEE.std_logic_unsigned.all ;
library work ;
entity Gpio_inout is
port
(
GpioIN: in Std_Logic; --in
----------------out---------------------
GpioOUT1: out std_logic; --out
GpioOUT2: out std_logic;
GpioOUT3: out std_logic;
);
end Gpio_inout;
architecture structure of Gpio_inout is
signal GpioOUT1: Std_Logic; --
signal GpioOUT2: Std_Logic; --
signal GpioOUT3: Std_Logic; --
begin
-- process 0 -- generate
process (nReset,OSC_24576)
begin
if GpioIN = '0' then
GpioOUT1 <= '0';
GpioOUT2 <= '0';
GpioOUT3 <= '0';
end if ;
end process ;
------------------------out--------------------
{var%20f='http://v.t.sina.com.cn/share/share.php?appkey=1515056452',u=z||d.location,p=['&url=',e(u),'&title=',e(t||d.title),'&source=',e(r),'&sourceUrl=',e(l),'&content=',c||'gb2312','&pic=',e(p||'')].join('');function%20a(){if(!window.open([f,p].join(''),'mb',['toolbar=0,status=0,resizable=1,width=440,height=430,left=',(s.width-440)/2,',top=',(s.height-430)/2].join('')))u.href=[f,p].join('');};if(/Firefox/.test(navigator.userAgent))setTimeout(a,0);else%20a();})(screen,document,encodeURIComponent,'','','https://www.xiaopingtou.cn/data/attach/logo/logo.png', '推荐 新生代JZS 的问题《【求助】CPLD输出脉冲》','https://www.xiaopingtou.net/q-44399.html','页面编码gb2312|utf-8默认gb2312'));){kind=link}
USE IEEE.std_logic_1164.all ;
USE IEEE.numeric_std.all ;
USE IEEE.std_logic_unsigned.all ;
library work ;
entity Gpio_inout is
port
(
GpioIN: in Std_Logic; --in
----------------out---------------------
GpioOUT1: out std_logic; --out
GpioOUT2: out std_logic;
GpioOUT3: out std_logic;
);
end Gpio_inout;
architecture structure of Gpio_inout is
signal GpioOUT1: Std_Logic; --
signal GpioOUT2: Std_Logic; --
signal GpioOUT3: Std_Logic; --
begin
-- process 0 -- generate
process (nReset,OSC_24576)
begin
if GpioIN = '0' then
GpioOUT1 <= '0';
GpioOUT2 <= '0';
GpioOUT3 <= '0';
end if ;
end process ;
------------------------out--------------------
GpioOUT1 <= GpioIN ;
GpioOUT2 <= GpioIN ;
GpioOUT3 <= GpioIN ;
end structure;
USE IEEE.std_logic_1164.all ;
USE IEEE.numeric_std.all ;
USE IEEE.std_logic_unsigned.all ;
library work ;
entity Gpio_inout is
port
(
GpioIN: in Std_Logic; --in
----------------out---------------------
GpioOUT1: out std_logic; --out
GpioOUT2: out std_logic;
GpioOUT3: out std_logic;
);
end Gpio_inout;
architecture structure of Gpio_inout is
signal GpioOUT1: Std_Logic; --
signal GpioOUT2: Std_Logic; --
signal GpioOUT3: Std_Logic; --
begin
-- process 0 -- generate
process (nReset,OSC_24576)
begin
if GpioIN = '0' then
GpioOUT1 <= '0';
GpioOUT2 <= '0';
GpioOUT3 <= '0';
end if ;
end process ;
------------------------out--------------------
GpioOUT1 <= GpioIN ;
GpioOUT2 <= GpioIN ;
GpioOUT3 <= GpioIN ;
end structure;
一周热门 更多>