3
1
52
168
517
224
`timescale 10ns / 10ns module test ( CLK, RST ); output CLK,RST; reg CLK,RST; initial begin CLK = 0; RST = 0; #10 RST